

**DATA SHEET** 

# **MOS INTEGRATED CIRCUIT** μ**PD75312B, 75316B**

# 4-BIT SINGLE-CHIP MICROCOMPUTER

The  $\mu$ PD75316B is a 75X Series 4-bit single-chip microcomputer capable of the same data processing as an 8bit microcomputer.

It is a low-voltage operation version of the  $\mu$ PD75316 with an on-chip LCD controller/driver. Operation at an ultralow voltage of 2.0 V is possible. An ultra small-sized plastic TQFP (12 x 12 mm) is also provided and it is suitable for small-sized sets that use an LCD panel.

### A detailed explanation of the functions will be given in the user's manual listed below. It should be read before starting design work.

### µPD75308 User's Manual: IEM-1263

### **FEATURES**

- Ultra-low-voltage operation possible: V<sub>DD</sub> = 2.0 to 6.0 V Instruction execution time adjustment function • Can be driven by two 1.5-V manganese batteries.
- On-chip memory
  - Program memory (ROM)
  - :  $16256 \times 8$  bits (µPD75316B)
  - :  $12160 \times 8$  bits (µPD75312B)
  - Data memory (RAM)
  - :  $1024 \times 4$  bits

- convenient in high-speed operation and power saving
  - 0.95 μs, 1.91 μs, 15.3 μs (@ 4.19 MHz)
  - 122 μs (@ 32.768 kHz)
- On-chip programmable LCD controller/driver LCD drive voltage: 2.0 V to VDD
- Ultra small-sized plastic TQFP (12 x 12 mm)
  - · Suitable for small-sized set, such as a camera.
- PROM version µPD75P316B also available.

### **APPLICATIONS**

Remote control, camcorder, camera, gas meter, etc.

### **ORDERING INFORMATION**

Part number	Package
$\mu$ PD75312BGC- $\times$ $\times$ -3B9	80-pin plastic QFP (14 x 14 mm)
$\mu$ PD75312BGK- $\times$ -BE9	80-pin plastic TQFP (Fine pitch) (12 x 12 mm)
$\mu$ PD75316BGC- $\times$ $\times$ -3B9	80-pin plastic QFP (14 x 14 mm)
$\mu$ PD75316BGK-×××-BE9	80-pin plastic TQFP (Fine pitch) (12 x 12 mm)

×××: ROM code suffix Remark

Unless stated otherwise, the explanations in this document will use the  $\mu$ PD75316B as a representative part.

The information in this document is subject to change without notice.

### FUNCTION OUTLINE (1/2)

ltem			Function			
Number of basic in	structions	41	41			
Instruction cycle			•	91 μs, 15.3 μs (main sy osystem clock: @ 32.7	vstem clock: @ 4.19 MHz) 68 kHz)	
On abia manageme	ROM	162	56 × 8	oits (μPD75316B), 1216	60  imes 8 bits (µPD75312B)	
On-chip memory	RAM	102	4 × 4 b	ts		
General register	1			ess: 8 (B, C, D, E, H, L, ess: 4 (BC, DE, HL, XA)		
Accumulators		• 4-	bit accı	nulator (CY) ımulator (A) ımulator (XA)		
Instruction set		<ul> <li>Various bit manipulation instructions</li> <li>Efficient 4-bit data manipulation instructions</li> <li>8-bit data transfer instructions</li> <li>GETI instruction that can implement 2-byte/3-byte instructions with 1 byte</li> </ul>			n instructions	
			8 16	CMOS input CMOS input/output	with software-specifiable pull-up resistors : 23	
I/O lines		40	8	CMOS output	Used with segment pins	
			8	N-ch open-drain input/output	10-V withstand voltage, with mask option pull- up resistors: 8	
LCD controller/driver • Display mod			splay r	node selection: Static 1/4 du	<ul> <li>24/28/32 segments (4/8 can be switched at bit port output.)</li> <li>c, 1/2 duty, 1/3 duty (1/2 bias), 1/3 duty (1/3 bias), uty</li> </ul>	
Supply voltage range		V <sub>DD</sub> = 2.0 to 6.0 V				
Timer		<ul> <li>8-bit timer/event counter         <ul> <li>Clock source: 4 stages</li> <li>Event count possible</li> </ul> </li> <li>3 channels         <ul> <li>8-bit basic interval timer</li> <li>Standard clock generation: 1.95 ms, 7.82 ms, 31.3 ms, 250 (@ 4.19 MHz)</li> <li>Watchdog timer application possible</li> </ul> </li> </ul>		stages ossible val timer		


### FUNCTION OUTLINE (2/2)

ltem		Function		
Timer	3 channels	<ul> <li>Clock timer</li> <li>0.5-second time interval generation</li> <li>Count clock source: Main system clock and subsystem clock switchable</li> <li>Clock fast count mode (3.9-ms time interval generation)</li> <li>Buzzer output possible (2 kHz)</li> </ul>		
8-bit serial interface	es application possible ial I/O mode ial I/O mode			
	LSB first/MSB first switchable			
Bit sequential buffer	Special bit manipulation memory: 16 bits <ul> <li>Perfect for remote control application</li> </ul>			
	Timer/event counter output (PTO0): square-wave output frequency specifiable			
Clock output function	Clock output (PCL): Φ, 524, 262, 65.5 kHz (@ 4.19 MHz)			
	Buzzer output (BUZ): 2 kHz (@ 4.19 MHz or 32.768 kHz)			
Vectored interrupt	• External : • Internal :	-		
Test input	• External : • Internal :			
System clock oscillator	Ceramic or crystal oscillator for main system clock oscillation: 4.194304 MHz     Crystal oscillator for subsystem clock oscillation: 32.768 kHz			
Standby	STOP/HALT r	node		
Package		tic QFP (14 x 14 mm) tic TQFP (Fine pitch) (12 x 12 mm)		

# CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)	5
<b>2</b> .	BLOCK DIAGRAM	6
3.	PIN FUNCTIONS	7
	3.1 PORT PINS	7
	3.2 NON-PORT PINS	9
	3.3 PIN INPUT/OUTPUT CIRCUITS	
	3.4 RECOMMENDED CONNECTION OF UNUSED PINS	12
4.	MEMORY CONFIGURATION	13
5.	PERIPHERAL HARDWARE FUNCTIONS	
	5.1 PORTS	
	5.2 CLOCK GENERATOR	
	5.3 CLOCK OUTPUT CIRCUIT	
	5.4 BASIC INTERVAL TIMER	
	5.5 WATCH TIMER	
	5.6 TIMER/EVENT COUNTER	
	5.7 SERIAL INTERFACE	
	5.8 LCD CONTROLLER/DRIVER	
	5.9 BIT SEQUENTIAL BUFFER 16 BITS	28
6.	INTERRUPT FUNCTION	29
7.	STANDBY FUNCTION	31
8.	RESET FUNCTION	32
9.	INSTRUCTION SET	35
10.	. MASK OPTION SELECTION	
11.	. ELECTRICAL SPECIFICATIONS	43
12.	. CHARACTERISTIC CURVES (For Reference Only)	65
13.	. PACKAGE DRAWINGS	69
14.	. RECOMMENDED SOLDERING CONDITION	71
AP	PENDIX A. DIFFERENCES AMONG $\mu$ PD75308B SERIES PRODUCTS	73
AP	PENDIX B. DEVELOPMENT TOOLS	74
AP	PENDIX C. RELATED DOCUMENTATION	75

### 1. PIN CONFIGURATION (TOP VIEW)




\* IC (Internally Connected) pin should be directly connected to VDD.

P00 to 03	: Port 0	S0 to 31	: Segment Output 0 to 31
P10 to 13	: Port 1	COM0 to 3	: Common Output 0 to 3
P20 to 23	: Port 2	VLC0-2	: LCD Power Supply 0 to 2
P30 to 33	: Port 3	BIAS	: LCD Power Supply Bias Control
P40 to 43	: Port 4	LCDCL	: LCD Clock
P50 to 53	: Port 5	SYNC	: LCD Synchronization
P60 to 63	: Port 6	TIO : Timer Input 0	
P70 to 73	: Port 7	PTO0	: Programmable Timer Output 0
BP0 to 7	: Bit Port	BUZ	: Buzzer Clock
KR0 to 7	: Key Return	PCL	: Programmable Clock
SCK	: Serial Clock	INT0, 1, 4	: External Vectored Interrupt 0, 1, 4
SI	: Serial Input	INT2	: External Test Input 2
SO	: Serial Output	put X1, 2 : Main System Clock Oscillation 1,	
SB0,1	: Serial Bus 0, 1	XT1, 2 : Subsystem Clock Oscillation 1,	
RESET	: Reset Input	IC	: Internally Connected







# 3. PIN FUNCTIONS

### 3.1 PORT PINS (1/2)

Pin Name	Input/Output	Dual- Function Pin	Function	8-bit I/O	Reset	I/O Circuit Type * <b>1</b>
P00	Input	INT4			Input -	B
P01	Input/output	SCK	4-bit input port (PORT 0) On-chip pull-up resistor can be specified for	×		(F) - A
P02	Input/output	SO/SB0	P01 to P03 as a 3-bit unit by software.			(F) - В
P03	Input/output	SI/SB1				M)- C
P10		INT0	With noise elimination function			
P11	lawst	INT1	4-bit input port (PORT 1)		lanut	
P12	Input	INT2	On-chip pull-up resistor can be specified as a 4-bit unit by software.	×	Input	(B) - C
P13		TIO	4-bit unit by software.			
P20		PTO0		×	Input	E - B
P21		_	4-bit input/output port (PORT 2) On-chip pull-up resistor can be specified as a			
P22	Input/output	PCL	4-bit unit by software.			
P23		BUZ				
P30 * <b>2</b>		LCDCL		×	Input	E - B
P31 * <b>2</b>	la a di la da	SYNC	Programmable 4-bit input/output port (PORT 3) Input/output can be specified bit-wise.			
P32 * <b>2</b>	Input/output	_	On-chip pull-up resistor can be specified as a 4-bit unit by software.			
P33 * <b>2</b>		_				
P40 to P43 * <b>2</b>	Input/output	_	N-ch open-drain 4-bit input/output port (PORT 4) On-chip pull-up resistor can be specified bit- wise (mask option). Open-drain: 10-V withstand voltage		High level (on- chip pull-up resistor) or high- impedance	М
P50 to P53 * <b>2</b>	Input/output	_	N-ch open-drain 4-bit input/output port (PORT 5) On-chip pull-up resistor can be specified bit- wise (mask option). Open-drain: 10-V withstand voltage	0	High level (on- chip pull-up resistor) or high- impedance	М

\* 1. : Schmitt triggered input2. LED direct drive possible

### 3.1 PORT PINS (2/2)


Pin Name	Input/Output	Dual- Function Pin	Function	8-bit I/O	Reset	I/O Circuit Type * <b>1</b>
P60		KR0				(F) - A
P61	Input/output	KR1	Programmable 4-bit input/output port (PORT 6) Input/output can be specified bit-wise.		Input	
P62		KR2	On-chip pull-up resistor can be specified as a 4-bit unit by software.			
P63		KR3				
P70		KR4		0		(F) - A
P71	Input/output	KR5	4-bit input/output port (PORT 7) On-chip pull-up resistor can be specified as a		Input	
P72	mput/output	KR6	4-bit unit by software.			
P73		KR7				
BP0		S24				G - C
BP1	Output	S25		×	* 2	
BP2		S26				
BP3		S27	1-bit output port (BIT PORT)			
BP4		S28	Also used as segment output pin.			
BP5	Output	S29				
BP6	S30					
BP7		S31				

\* 1. : Schmitt triggered input

**2.** BP0 to BP7 select  $V_{LC1}$  as the input source.

However, the output level depends on BP0 to BP7 and  $V_{LC1}$  external circuit.

**Example** BP0 to BP7 are connected mutually within the  $\mu$ PD75316B. Therefore, the output level of BP0 to BP7 is determined by the value of R1, R2 and R3.



### 3.2 NON-PORT PINS

Pin Name	Input/Output	Dual- Function Pin	Function	1	Reset	I/O Circuit Type <b>*1</b>
T10	Input	P13	External event pulse input pin to	External event pulse input pin to timer/event counter		(B) - C
PTO0	Input/output	P20	Timer/event counter output pin		Input	E - B
PCL	Input/output	P22	Clock output pin		Input	E - B
BUZ	Input/output	P23	Fixed frequency output pin (for b trimming)	ouzzer or system clock	Input	E - B
SCK	Input/output	P01	Serial clock input/output pin		Input	(F) - A
SO/SB0	Input/output	P02	Serial data output pin Serial bus input/output pin		Input	(F) - В
SI/SB1	Input/output	P03	Serial data input pin Serial bus input/output pin		Input	(M) - C
INT4	Input	P00	Edge detection vectored interrup edge and falling edge detection e		Input	B
INT0		P10	Edge detection vectored	Clocked		
INT1	Input	P11	interrupt input pin (detection edge selectable)	Asynchronous	Input	B - C
INT2	Input	P12	Edge detection testable input pin (rising edge detection)	Asynchronous	Input	(B) - C
KR0 to KR3	Input/output	P60 to P63	Parallel falling edge detection te	Parallel falling edge detection testable input pin		(F) - A
KR4 to KR7	Input/output	P70 to P73	Parallel falling edge detection testable input pin		Input	(F) - A
S0 to S23	Output	_	Segment signal output pin		*2	G - A
S24 to S31	Output	BP0 to BP7	Segment signal output pin		*2	G - C
COM0 to COM3	Output	_	Common signal output pin		*2	G - B
$V_{LC0}$ to $V_{LC2}$	_	_	LCD drive power supply pin On-chip split resistor (mask optic	on)	_	_
BIAS	Output	_	External split resistor cut output	pin	*3	_
LCDCL *4	Input/output	P30	External expansion driver drive of	lock output pin	Input	E - B
SYNC *4	Input/output	P31	External expansion driver synchr pin	onization clock output	Input	E - B
X1, X2	Input	_	Main system clock oscillation crystal/ceramic connection pin. For external clock, the external clock signal is input to X1 and the inverted phase is input to X2.		_	_
XT1	Input	_	Subsystem clock oscillation crystal connection pin. For			
XT2	_	_	external clock, the external clock signal is input to XT1 and XT2 is opened. <u>XT1 can be used as a 1-bit input</u> (test) pin.			
RESET	Input	_	System reset input pin		_	B
IC	_	_	Internally Connected. Directly co	nnected to VDD.	_	_
Vdd	_	_	Positive power supply pin		_	_
Vss	_	_	GND potential pin		_	_

\* 1. O: Schmitt triggered input
\* 2. Display outputs are selected with VLCX shown below as the input source. S0 to S31: VLC1, COM0 to COM2: VLC2, COM3: VLC0

However, the level of each display output depends on the display output and VLCX external circuit.


\* 3. On-chip split resistor......Low level


No on-chip split resistor... High-impedance

\* 4. Pins provided for system expansion. Currently, only used as P30 and P31 pins.

### 3.3 PIN INPUT/OUTPUT CIRCUITS

The input/output circuits of each pin of the  $\mu$ PD75316B are shown in schematic form.





### 3.4 RECOMMENDED CONNECTION OF UNUSED PINS

Pin	Recommended Connection	
P00/INT4	Connect to Vss.	
P01/SCK		
P02/SO/SB0	Connect to Vss or Vbb.	
P03/SI/SB1		
P10/INT0 to P12/INT2		
P13/T10	- Connect to Vss.	
P20/TO0		
P21		
P22/PCL		
P23/BUZ		
P30/LCDCL		
P31/SYNC	Input state : Connect to Vss or Vdd. Output state : Leave open.	
P32		
P33		
P40 to P43		
P50 to P53		
P60/KR0 to P63/KR3		
P70/KR4 to P73/KR7		
S0 to S23		
S24/BP0 to S31/BP7	Leave open.	
COM0 to COM3		
VLC0 to VLC2	Connect to Vss.	
BIAS	Connect to Vss when VLco to VLc2 unused. Otherwise leave open.	
XT1	Connect to Vss or Vbb.	
XT2	Leave open.	
IC	Directly connect to VDD.	

# Table 3-1 List of Recommended Connection of Unused Pins

# 4. MEMORY CONFIGURATION


 $\bullet$  Program memory (ROM) ... 16256  $\times$  8 bits (0000H to 3F7FH) :  $\mu \text{PD75316B}$ 

... 12160  $\times$  8 bits (0000H to 2F7FH) :  $\mu \text{PD75312B}$ 


- 0000H to 0001H : Vector table in which program start address by reset is written.
- $\bullet$  0002H to 000BH : Vector table in which program start address by interrupt is written.
- 0020H to 007FH : Table area that is referred by GETI instruction.
- Data Memory
  - Data area ... 1024  $\times$  4 bits (000H to 3FFH)
  - Peripheral hardware area ...  $128\times4$  bits (F80H to FFFH)


### Fig. 4-1 Program Memory Map

#### (a) *µ*PD75316B



(b) µPD75312B





### Fig. 4-2 Data Memory Map

## 5. PERIPHERAL HARDWARE FUNCTIONS

### 5.1 PORTS

I/O Ports has 4 types

<ul> <li>CMOS input (PORT0, 1)</li> </ul>	: 8
• CMOS input/output (PORT2, 3, 6, 7)	: 16
<ul> <li>N-ch open-drain (PORT4, 5)</li> </ul>	: 8
<ul> <li>CMOS output (BP0 to BP7)</li> </ul>	: 8
Total	40

### Table 5-1 Port Function

Port (Symbol)	Function	Operation/Features	Remarks	
PORT0	4-bit input	This port can be used for reading or testing regardless of the operating mode of the dual-	Dual-function as pins INT4, SCK, SO/B0, SI/B1.	
PORT1		function pin.	Dual-function as pins INT0 to INT2 and TI0.	
PORT3*		Can be set to 1-bit input or output mode.	Dual-function as pins LCDCL and SYNC.	
PORT6	4-bit input/output		Dual-function as pins KR0 to KR3.	
PORT2		Can be set to 4-bit input or output mode. Ports 6 and 7 can be paired for 8-bit data input or	Dual-function as pins PTO0, PCL, BUZ.	
PORT7		output.	Dual-function as pins KR4 to KR7.	
PORT4* PORT5*	4-bit input/output (N-ch open-drain, 10-V withstand voltage)	Can be set to 4-bit input or output mode. Ports 4 and 5 can be paired for 8-bit data input or output.	On-chip pull-up resistor specifiable bit- wise by mask oftion.	
BP0 to BP7	1-bit output	Data output in 1-bit units. It is possible to switch the output drive segment output S24 to S31 using the software.	The drive capability is small. For CMOS load drive.	

\* LED can be driven directly.


# 5.2 CLOCK GENERATOR


The operation of the clock generator circuit is determined by the processor clock control register (PCC) and the system clock control register (SCC).

There are two kinds of clocks; the main system clock and the subsystem clock.

It is also possible to change the instruction execution time.

- 0.95 μs/1.91 μs/15.3 μs (main system clock: @ 4.19 MHz)
- 122 μs (sub-system clock: @ 32.768 kHz)





- fx: Main system clock frequency
- fxr: Subsystem clock frequency

 $\Phi$ : CPU clock


- PCC: Processor clock control register
- SCC: System clock control register
- **Remarks** 1. \* indicates instruction execution.
  - 2.  $\Phi$  one clock cycle (t<sub>CY</sub>) is one machine cycle instruction. For t<sub>CY</sub>, refer to AC characteristics in "11 ELECTRICAL SPECIFICATIONS."

# 5.3 CLOCK OUTPUT CIRCUIT

The clock output circuit is used for outputting the clock pulse from the P22/PCL pins. It is used, for example, when a clock pulse is to be output to the remote control output, peripheral LSI, etc..

 $\bullet$  Clock output (PCL)  $~:\Phi$  , 524, 262, 65.5 kHz (4.19 MHz operation)

The configuration of the clock output circuit is shown below.



### Fig. 5-2 Clock Output Circuit Configuration

**Remark** Consideration is given so that a low-amplitude pulse is not output when switching between clocks.


# NEC

### 5.4 BASIC INTERVAL TIMER

The basic interval timer includes the following functions.

- It operates as an interval timer which generates reference time interrupts.
- It can be applied as a watchdog timer which detects inadvertent program loop.
- Selects and counts wait times when the standby mode is released.
- It reads count contents.

### Fig. 5-3 Basic Interval Timer Configuration



**Remark** \* indicates instruction execution.

# NEC

# 5.5 WATCH TIMER

The  $\mu$ PD75316B incorporates a watch timer channel. The watch timer has the following functions.

- Sets test flags (IRQW) at 0.5-second intervals.
- The standby mode can be released with IRQW.
- 0.5-second time intervals can be created in either the main system clock or the subsystem clock.
- In the rapid feed mode, time intervals which are 128 times normal (3.91 ms) can be set, making this function convenient for program debugging and testing.
- A fixed frequency (2.048 kHz) can be output to the P23/BUZ pin for use in generating buzzer sounds and trimming system clock oscillator frequencies.
- The frequency divider can be cleared, enabling creation of watches that can start from 0 second.




Fig. 5-4 Watch Timer Block Diagram

**Remark** Values in parentheses are when fx = 4.194304 MHz and fxT = 32.768 kHz.




### 5.6 TIMER/EVENT COUNTER

The  $\mu$ PD75316B incorporates a timer/event counter channel. The functions of the timer/event counter are as follows.

- Operates as a programmable interval timer.
- Outputs square waves in the desired frequency to the PTO0 pin.
- Operates as an event counter.
- Divides the TIO pin input into N divisions and outputs it to the PTOO pin (frequency divider operation).
- Supplies a serial shift clock to the serial interface circuit.
- Count status read function.

### Fig. 5-5 Timer/Event Counter Block Diagram




- \* 1. SET1: Instruction execution
  - 2. For detail, see Fig. 5-1.

# 5.7 SERIAL INTERFACE

The  $\mu$ PD75316B incorporates a clocked 8-bit serial interface which has the following three types of mode.

- 3-wire serial I/O mode
- 2-wire serial I/O mode
- SBI mode (serial bus interface mode)

### Fig. 5-6 Serial Interface Block Diagram



### 5.8 LCD CONTROLLER/DRIVER


The  $\mu$ PD75316B has an on-chip display controller which generates segment signals and common signals in accordance with data in display data memory as well as a segment driver and common driver capable of directly driving the LCD panel.

The configuration of the LCD controller/driver is shown in Fig. 5-7.

The functions of the LCD controller/driver are as follows.

- Display data memory are read automatically through DMA operations and segment signals and common signals are generated.
- 5 different display modes can be selected.
- 1) Static
- 1/2 duty (1/2 bias)
- ③ 1/3 duty (1/2 bias)
- ④ 1/3 duty (1/3 bias)
- (5) 1/4 duty (1/3 bias)
- In each of the display modes, 4 types of frame frequency can be selected.
- The segment signal output is a maximum of 32 segments (S0 to S31) and 4 common outputs (COM0 to COM3).
- Segment signal outputs (S24 to S27, S28 to S31) are in 4-segment units and they can be switched for use as output ports (BP0 to BP3, BP4 to BP7).
- Split resistors can be incorporated for the LCD drive power supply (mask option).
- $\boldsymbol{\cdot}$  Conformity to various bias methods and LCD drive voltages is possible.
- $\boldsymbol{\cdot}$  When the display is OFF, the current flowing to the split resistors is cut.
- Display data memory not used for the display can be used as ordinary data memory.
- Operation by the subsystem clock is also possible.


### Fig. 5-7 LCD Controller/Driver Block Diagram



### 5.9 BIT SEQUENTIAL BUFFER ..... 16 BITS

The bit sequential buffer is special data memory for bit manipulations and can be used easily particularly for bit manipulations where addresses and bit specifications are changed sequentially, so it is convenient for processing data with long bit lengths bit-wise.

### Fig. 5-8 Bit Sequential Buffer Format



**Remark** In "pmem.@L" addressing, the specified bit corresponding to the L register is moved.

# 6. INTERRUPT FUNCTION

The  $\mu$ PD75316B has six interrupt sources which enable multiple interrupt by software control. It also has two test sources, of which the INT2 has two edge detection testable inputs.

	Interrupt sources	Internal/external	Interrupt priority <sup>Note 1</sup>	Vectored interrupt request signal (vector table address)	
INTBT	(standard interval signal from basic interval timer)	Internal	1		
INT4	(both rising and falling edge detection are valid.)	External	I	VRQ1 (0002H)	
INT0	(Rising or falling detection edge is selected.)	External	2	VRQ2 (0004H)	
INT1	Selected.)	External	3	VRQ3 (0006H)	
INTCSI	(serial data transfer end signal)	Internal	4	VRQ4 (0008H)	
INTT0	(match signal between the count register and modulo register of programmable timer/counter)	Internal	5	VRQ5 (000AH)	
INT2 <sup>Note 2</sup> (rising edge detection of input to INT2 pin or falling edge detection of input to KR0-KR7)		External	Testable input signal (IRQ2 and IRWQ are set.)		
INTW№	<sup>ote 2</sup> (signal from clock timer)	Internal			

### Table 6-1. Types of Interrupt Sources

**Notes 1.** Interrupt priority is serviced according to the order of priority, when several interrupt requests are generated simultaneously.


2. Test source. They are affected by the interrupt enable flag in the same way as the interrupt source, but no vectored interrupt is generated.

The  $\mu$ PD75316B interrupt control circuit has the following functions:

- Hardware control vectored interrupt function that can control interrupt acknowledgement by interrupt flag (IE×××) and interrupt master enable flag (IME).
- Interrupt start address can be set.
- Interrupt request flag (IRQXXX) test function (interrupt generation confirmation by software possible).
- Standby mode release (selection of interrupt that releases the standby mode by interrupt enable flag possible).

### Fig.6-1 Interrupt Control Circuit Block Diagram

30



# 7. STANDBY FUNCTION

To reduce the power consumption during program wait, the  $\mu$ PD75316B has two standby modes: STOP mode and HALT mode.


		STOP Mode	HALT Mode
Setting instruction		STOP instruction	HALT instruction
System clock at setting		Only main system clock settable	Main system clock or subsystem clock settable
Operation Status	Clock generator	Only main system clock oscillation stopped	Only CPU clock $\Phi$ stopped (oscillation continued)
	Basic interval timer	Stopped	Operable (IRQBT set at reference time intervals)*
	Serial interface	Operable only when external SCK input selected as serial clock	Operable*
	Timer/event counter	Operable only when TI0 pin input specified as count clock	Operable*
	Watch timer	Operable only when fx⊤ selected as count clock	Operable
	LCD controller	Operable only when fx⊤ selected as LCDCL	Operable
	External interrupt	INT1, 2, 4: Operable Only INT0 inoperable	
	CPU	Stopped	
Release signal		Interrupt request signal from operable hardware enabled by interrupt enable flag, or RESET input	Interrupt request signal from operable hardware enabled by interrupt enable flag, or RESET input

### Table 7-1 Operation Status at Standby Mode

\* Cannot be operable during main system clock stop.

# 8. RESET FUNCTION

The  $\mu$ PD75316B is reset and the hardware is initialized as shown in Table 8-1 by RESET input. The reset operation timing is shown in Fig. 8-1.






Table 8-1 Status of Each Hardware after Resetting (1/3)

Hardware		RESET Input in Standby Mode	RESET Input During Operation
Program counter (PC)		Low-order 6 bits of program memory address 0000H are set in PC13 to 8 and the contents of address 0001H are set in PC7 to 0.	Same as the left
	Carry flag (CY)	Held	Undefined
	Skip flag (SK0 to 2)	0	0
PSW	Interrupt status flag (IST0)	0	0
	Bank enable flag (MBE)	Bit 7 of program memory address 0000H is set in MBE.	Same as the left
Stack pointer (SP)		Undefined	Undefined
Data memory (RAM)		Held*	Undefined
General register (X, A, H, L, D, E, B, C)		Held	Undefined
Bank selection register (MBS)		0	0

\* Data of data memory addresses 0F8H to 0FDH becomes undefined by RESET input.

	Hardware	RESET Input in Standby Mode	RESET Input During Operation
Basic interval	Counter (BT)	Undefined	Undefined
timer	Mode register (BTM)	0	0
	Counter (T0)	0	0
Timer/event	Modulo register (TMOD0)	FFH	FFH
counter	Mode register (TM0)	0	0
	TOE0, TOUT F/F	0, 0	0, 0
Watch timer	Mode register (WM)	0	0
	Shift register (SIO)	Held	Undefined
Serial interface	Operating mode register (CSIM)	0	0
Serial Interface	SBI control register (SBIC)	0	0
	Slave address register (SVA)	Held	Undefined
Clock generator,	Processor clock control register (PCC)	0	0
clock output clock output	System clock control register (SCC)	0	0
circuit	Clock output mode register (CLOM)	0	0
LCD controller	Display mode register (LCDM)	0	0
LCD controller	Display control register (LCDC)	0	0
	Interrupt request flag (IRQ×××)	Reset (0)	Reset (0)
Interrupt function	Interrupt enable flag (IE×××)	0	0
Interrupt function	Interrupt master enable flag (IME)	0	0
	INT0, 1, 2 mode registers (IM0, 1, 2)	0, 0, 0	0, 0, 0

# Table 8-1 Status of Each Hardware after Resetting (2/3)

	Hardware	RESET Input in Standby Mode	RESET Input During Operation
	Output buffer	OFF	OFF
	Output latch	Clear (0)	Clear (0)
Digital port	I/O mode register (PMGA, B)	0	0
	Pull-up resistor specification register (POGA)	0	0
Bit sequential buffer (BSB0 to 3)		Held	Undefined

# Table 8-1 Status of Each Hardware after Resetting (3/3)

### 9 INSTRUCTION SET

### (1) Operand identifier and description method

The operand is described in the operand field of each instruction in accordance with the description method for the operand identifier of the instruction. For details refer to **RA75X Assembler Package User's Manual Language Volume (EEU-1363)**. When there are multiple elements in the description method, one of the elements is selected. Uppercase letters and symbols (+,-) are keywords and should be described without change as shown.

For immediate data, a suitable value or label is described.

Various register or flag symbols can be used as a label instead of mem, fmem, pmem, bit, etc. (see the  $\mu$ PD75308 User's Manual (IEM-1263) for details). However, there are restrictions on the labels for which fmem and pmem can be used.

Identifier		Description
reg	X, A, B, C, D, E, H, L	
reg1	X, B, C, D, E, H, L	
rp	XA, BC, DE, HL	
rp1	BC, DE, HL	
rp2	BC, DE	
rpa	HL, DE, DL	
rpa1	DE, DL	
n4	4-bit immediate data or label	
n8	8-bit immediate data or label	
mem*	8-bit immediate data or label	
bit	2-bit immediate data or label	
fmem	FB0H to FBFH, FF0H to FFFH immediate data or label	
pmem	FC0H to FFFH immediate data or label	
addr	μPD75312B μPD75316B	0000H to 2F7FH immediate data or label 0000H to 3F7FH immediate data or label
caddr 12-bit immediate data or label		te data or label
faddr	r 11-bit immediate data or label	
taddr	20H to 7FH immediate data (however, bit0 = 0) or label	
PORTn IE××× MBn	PORT 0 to POR IEBT, IECSI, IET MB0, MB1, MB	0, IE0, IE1, IE2, IE4, IEW

\* For mem, only even addresses can be entered in the case of 8-bit data processing.

### (2) Operation description legend

2) Operation	description legend
A :	A register; 4-bit accumulator
В :	B register;
C :	C register;
D :	D register;
E :	E register;
н :	H register;
L :	L register;
X :	X register;
XA :	Register pair (XA); 8-bit accumulator
BC :	Register pair (BC)
DE :	Register pair (DE)
HL :	Register pair (HL)
PC :	Program counter
SP :	Stack pointer
CY :	Carry flag; bit accumulator
PSW :	Program status word
MBE :	Memory bank enable flag
PORTn :	Portn (n = 0 to 7)
IME :	Interrupt master enable flag
IE××× :	Interrupt enable flag
MBS :	Memory bank selection register
PCC :	Processor clock control register
. :	Address, bit delimiter
(××) :	Contents addressed by $\times\!\!\times$
$\times H$ :	Hexadecimal data

#### (3) Description of addressing area field symbols

*1	MB = MBE • MBS	(MBS = 0 to 3, 15)	
*2	MB = 0		
*3		(00H to 7FH) 5 (80H to FFH) IBS (MBS = 0 to 3, 15)	Data Memory Addressing
*4	MB = 15, fmem =	FB0H to FBFH, FF0H to FFFH	
*5	MB = 15, pmem =		
*0	μPD75312B	addr = 0000H to 2F7FH	
*6	μPD75316B	addr = 0000H to 3F7FH	]
*7		c) –15 to (Current PC) –1, c) +2 to (Current PC) + 16	
	(Current PC		
	μPD75312B	caddr = 0000H to 0FFFH (PC <sub>13</sub> = 0, PC <sub>12</sub> = 0)or 1000H to 1FFFH (PC <sub>13</sub> = 0, PC <sub>12</sub> = 1) or 2000H to 2F7FH (PC <sub>13</sub> = 1, PC <sub>12</sub> = 0)	Program Memory Addressing
*8		caddr = 0000H to 0FFFH (PC <sub>13</sub> = 0, PC <sub>12</sub> = 0) or 1000H to 1FFFH (PC <sub>13</sub> = 0, PC <sub>12</sub> = 1) or	
	μPD75316B	2000H to 2FFFH (PC13 = 1, PC12 = 0) or	
		3000H to 3F7FH (PC <sub>13</sub> = 1, PC <sub>12</sub> = 1)	
*9	faddr = 0000H to 0		
*10	taddr = 0020H to 0	07FH	

**Remarks** 1. MB indicates the accessible memory bank.

- 2. For \*2, MB = 0 without regard to MBE and MBS.
- 3. For \*4 and \*5, MB = 15 without regard to MBE and MBS.
- 4. \*6 to \*10 indicate the addressable area.

#### (4) Explanation of machine cycle field

S shows the number of machine cycles required when skip is performed by an instruction with skip. The value of S changes as follows:

#### Caution One machine cycle is required to skip a GETI instruction.

One machine cycle is equivalent to one cycle (= tcr) of the CPU clock  $\Phi$ . Three times can be selected by PCC setting.

Note 1	Mne- monic	Operand	Bytes	Machine Cycles	Operation	Address- ing Area	Skip Condition
		A, #n4	1	1	$A \leftarrow n4$		Stack A
		reg1, #n4	2	2	reg1 ← n4		
		XA, #n8	2	2	XA ← n8		Stack A
		HL, #n8	2	2	HL ← n8		Stack B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @rpa1	1	1	$A \leftarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*1	
	MOV	@HL, A	1	1	(HL) ← A	*1	
		@HL, XA	2	2	$(HL) \leftarrow XA$	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
۲,		XA, mem	2	2	$XA \leftarrow (mem)$	*3	
Transfer		mem, A	2	2	(mem) ← A	*3	
Tr		mem, XA	2	2	$(mem) \leftarrow XA$	*3	
		A, reg	2	2	$A \leftarrow reg$		
		XA, rp	2	2	$XA \gets rp$		
		reg1, A	2	2	reg1 ← A		
		rp1, XA	2	2	rp1 ← XA		
		A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
	-	A, @rpa1	1	1	$A \leftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
	хсн	A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A,reg1	1	1	$A \leftrightarrow reg1$		
		XA, rp	2	2	$XA \leftrightarrow rp$		
e 2		XA, @PCDE	1	3	XA ← (PC <sub>13-8</sub> + DE) <sub>ROM</sub>		
Note 2	MOVT	XA, @PCXA	1	3	$XA \leftarrow (PC_{13-8} + XA)_{ROM}$		
		A, #n4	1	1 + S	$A \leftarrow A + n4$		carry
	ADDS	A, @HL	1	1 + S	$A \leftarrow A + (HL)$	*1	carry
	ADDC	A, @HL	1	1	$A, CY \gets A + (HL) + CY$	*1	
	SUBS	A, @HL	1	1 + S	$A \leftarrow A - (HL)$	*1	borrow
uo	SUBC	A, @HL	1	1	$A, CY \gets A - (HL) - CY$	*1	
Operation		A, #n4	2	2	$A \leftarrow A \land n4$		
Opé	AND	A, @HL	1	1	$A \leftarrow A \land (HL)$	*1	
	00	A, #n4	2	2	$A \leftarrow A \lor n4$		
	OR	A, @HL	1	1	$A \leftarrow A \lor (HL)$	*1	
		A, #n4	2	2	$A \leftarrow A \forall n4$		
	XOR	A, @HL	1	1	$A \leftarrow A \nleftrightarrow (HL)$	*1	

Notes 1. Instruction Group

2. Table reference

Note 1	Mne- monic	Operand	Bytes	Machine Cycles	Operation	Address- ing Area	Skip Condition
Note 2	RORC	А	1	1	$CY \leftarrow A_0,  A_3 \leftarrow CY,  A_{n-1} \leftarrow A_n$		
Not	NOT	А	2	2	$A \leftarrow \overline{A}$		
		reg	1	1 + S	$reg \leftarrow reg + 1$		reg = 0
Note 3	INCS	@HL	2	2 + S	(HL) ← (HL) + 1	*1	(HL) = 0
No.		mem	2	2 + S	$(mem) \leftarrow (mem) + 1$	*3	(mem) = 0
	DECS	reg	1	1 + S	$reg \leftarrow reg - 1$		reg = FH
5		reg, #n4	2	2 + S	Skip if reg = n4		reg = n4
arisc	SKE	@HL, #n4	2	2 + S	Skip if (HL) = n4	*1	(HL) = n4
Comparison		A, @HL	1	1 + S	Skip if A = (HL)	*1	A = (HL)
ŭ		A, reg	2	2 + S	Skip if A = reg		A = reg
	SET1	CY	1	1	CY ← 1		
Note 4	CLR1	CY	1	1	$CY \leftarrow 0$		
No.	SKT	CY	1	1 + S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		
		mem.bit	2	2	$(mem.bit) \leftarrow 1$	*3	
	SET1	fmem.bit	2	2	(fmem.bit) ← 1	*4	
	0211	pmem.@L	2	2	(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit (L <sub>1-0</sub> )) ← 1	*5	
		@H + mem.bit	2	2	(H + mem₃₋₀.bit) ← 1	*1	
		mem.bit	2	2	$(mem.bit) \leftarrow 0$	*3	
	CLR1	fmem.bit	2	2	(fmem.bit) $\leftarrow$ 0	*4	
uo	CEITI	pmem.@L	2	2	$(pmem_{7-2} + L_{3-2}.bit (L_{1-0})) \leftarrow 0$	*5	
ulati		@H + mem.bit	2	2	(H + mem₃-₀.bit) ← 0	*1	
Memory bit manipulation		mem.bit	2	2 + S	Skip if (mem.bit) = 1	*3	(mem.bit) = 1
it m	SKT	fmem.bit	2	2 + S	Skip if (fmem.bit) = 1	*4	(fmem.bit) = 1
ry bi	UK1	pmem.@L	2	2 + S	Skip if (pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit (L <sub>1-0</sub> )) = 1	*5	(pmem.@L) = 1
ome		@H + mem.bit	2	2 + S	Skip if (H + mem <sub>3-0</sub> .bit) = 1	*1	(@H + mem.bit) = 1
Ĕ		mem.bit	2	2 + S	Skip if (mem.bit) = 0	*3	(mem.bit) = 0
	SKF	fmem.bit	2	2 + S	Skip if (fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2 + S	Skip if (pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit (L <sub>1-0</sub> )) = 0	*5	(pmem.@L) = 0
		@H + mem.bit 2 2 + S Skip if (H + mem <sub>3-0</sub> .bit) = 0		Skip if (H + mem <sub>3-0</sub> .bit) = 0	*1	(@H + mem.bit) = 0	
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
	SKTCLR	pmem.@L	2	2 + S	Skip if $(pmem_{7-2} + L_{3-2}.bit (L_{1-0})) = 1$ and clear	*5	(pmem.@L) = 1
		@H + mem.bit	2	2 + S	Skip if (H + mem <sub>3-0</sub> .bit) = 1 and clear	*1	(@H + mem.bit) = 1

### Notes 1. Instruction Group

- 2. Accumulator operation
- 3. Increment/decrement
- 4. Carry flag manipulation

Note 1	Mne- monic	Operand	Bytes	Machine Cycles	Operation	Address- ing Area	Skip Condition
		CY, fmem.bit	2	2	$CY \gets CY \land (fmem.bit)$	*4	
uo	AND1	CY, pmem.@L	2	2	$CY \gets CY \land (pmem_{7\text{-}2} + L_{3\text{-}2}.bit \ (L_{1\text{-}0}))$	*5	
ulati	CY, @H + mem.b			2	$CY \gets CY \land (H + mem_{3\text{-}0}.bit)$	*1	
nip	-	CY, fmem.bit	2	2	$CY \gets CY \lor (fmem.bit)$	*4	
Memory bit manipulation	OR1	CY, pmem.@L	2	2	$CY \gets CY \lor (pmem_{7\text{-}2} + L_{3\text{-}2}.bit (L_{1\text{-}0}))$	*5	
γ bi		CY, @H + mem.bit	2	2	$CY \gets CY \lor (H + mem_{3 \cdot 0}.bit)$	*1	
ioma		CY, fmem.bit	2	2	$CY \leftarrow CY \forall$ (fmem.bit)	*4	
Me	XOR1	CY, pmem.@L	2	2	$CY \leftarrow CY \forall (pmem_{7-2} + L_{3-2}.bit (L_{1-0}))$	*5	
		CY, @H + mem.bit	2	2	$CY \leftarrow CY \forall (H + mem_{3-0}.bit)$	*1	
Branch	BR	addr			PC <sub>13-0</sub> ← addr (The assembler selects the optimum instruction from among the BR !addr, BRCB !caddr, and BR \$addr instructions.)	*6	
Bra		!addr	3	3	PC₁₃₋₀ ← addr	*6	
		\$addr	1	2	$PC_{13-0} \leftarrow addr$	*7	
	BRCB	!caddr	2	2	$PC_{13-0} \leftarrow PC_{13, 12} + caddr_{11-0}$	*8	
	CALL	laddr	3	3	$(SP - 4) (SP - 1) (SP - 2) \leftarrow PC_{11-0}$ $(SP - 3) \leftarrow MBE, 0, PC_{13}, PC_{12}$ $PC_{13-0} \leftarrow addr, SP \leftarrow SP - 4$	*6	
	CALLF	!faddr	2	2	$(SP - 4) (SP - 1) (SP - 2) \leftarrow PC_{11-0}$ $(SP - 3) \leftarrow MBE, 0, PC_{13}, PC_{12}$ $PC_{13-0} \leftarrow 00, faddr, SP \leftarrow SP - 4$	*9	
Itine stack control	RET		1	3	$\begin{array}{l} \text{MBE, PC}_{13}, \text{PC}_{12} \leftarrow (\text{SP} + 1)_{3, \ 1, \ 0} \\ \text{PC}_{11-0} \leftarrow (\text{SP}) \ (\text{SP} + 3) \ (\text{SP} + 2) \\ \text{SP} \leftarrow \text{SP} + 4 \end{array}$		
outine stac	RETS		1	3+S	$\begin{array}{l} \text{MBE, PC}_{13}, \text{PC}_{12} \leftarrow (\text{SP}+1)_{3,\ 1,\ 0} \\ \text{PC}_{11\text{-}0} \leftarrow (\text{SP}) \ (\text{SP}+3) \ (\text{SP}+2) \\ \text{SP} \leftarrow \text{SP}+4, \ \text{then skip unconditionally} \end{array}$		Unconditional
Subrou	RETI		1	3	$\begin{array}{l} PC_{13}, PC_{12} \leftarrow (SP + 1)_{1, \ 0} \\ PC_{11-0} \leftarrow (SP) \ (SP + 3) \ (SP + 2) \\ PSW \leftarrow (SP + 4) \ (SP + 5), \ SP \leftarrow SP + 6 \end{array}$		
	DUCU	rp	1	1	$(SP - 1) (SP - 2) \leftarrow rp, SP \leftarrow SP - 2$		
	PUSH	BS	2	2	$(SP-1) \gets MBS,(SP-2) \gets 0,SP \gets SP-2$		
	POP	rp	1	1	$rp \leftarrow (SP + 1) (SP), SP \leftarrow SP + 2$		
	rUr	BS	2	2	$MBS \gets (SP+1),SP \gets SP+2$		
	<b>E</b> 1		2	2	$IME \leftarrow 1$		
te 2	EI	$IE \times \times \times$	2	2	$IE \times \times \times \leftarrow 1$		
Note			2	2	$IME \leftarrow 0$		
	DI	IE×××	2	2	$IE \times \times \times \leftarrow 0$		

Notes 1. Instruction Group

2. Interrupt control

Note 1	Mne- monic	Operand	Bytes	Machine Cycles	Operation	Address- ing Area	Skip Condition
Ħ	IN	A, PORTn	2	2	A ← PORTn (n = 0-7)		
outp		XA, PORTn	2	2	$XA \leftarrow PORT_{n+1}, PORT_n$ (n = 4, 6)		
Input/output	оит	PORTn, A	2	2	PORTn ← A (n = 2-7)		
	001	PORTn, XA	2	2	$PORT_{n+1}, PORT_n \leftarrow XA \qquad (n = 4, 6)$		
2	HALT		2	2	Set HALT Mode (PCC.2 $\leftarrow$ 1)		
Note	STOP		2	2	Set STOP Mode (PCC.3 $\leftarrow$ 1)		
2	NOP		1	1	No Operation		
	SEL	MBn	2	2	MBS ← n (n = 0 to 3, 15)		
Special	GETI	taddr	1	3	<ul> <li>TBR Instruction PC<sub>13-0</sub> ← (taddr) 5-0 + (taddr + 1)     </li> <li>TCALL Instruction (SP - 4) (SP - 1) (SP - 2) ← PC<sub>11-0</sub> (SP - 3) ← MBE, 0, PC<sub>13</sub>, PC<sub>12</sub> PC<sub>13-0</sub> ← (taddr) 5-0 ← (taddr + 1) SP ← SP - 4     </li> </ul>	- *10	
					<ul> <li>Other than TBR and TCALL Instruction Execution of an instruction addressed at (taddr) and (taddr + 1)</li> </ul>		Conforms to referenced instruction.

#### Caution: At IN/OUT instruction execution, MBE = 0 or MBE = 1, MBS = 15 must be set in advance.

- **Notes 1.** Instruction Group
  - 2. CPU control

**Remark** The TBR and TCALL instructions are assembler pseudo instructions for GETI instruction table definition.

### **10. MASK OPTION SELECTION**

The following mask options are available at the pins:

Pin Function	Mask Option
P40 to P43, P50 to P53	<ul> <li>Pull-up resistor (specifiable bit-wise)</li> <li>No pull-up resistor (specifiable bit-wise)</li> </ul>
VLC0 to VLC2, BIAS	<ul> <li>LCD drive power supply split resistor (specified in units of 4)</li> <li>No LCD drive power supply split resistor (specified in units of 4)</li> </ul>

#### **11. ELECTRICAL SPECIFICATIONS**

#### ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C)

PARAMETER	SYMBOL	TES	T CONDIT	IONS	RATING	UNIT
Supply voltage	Vdd				-0.3 to +7.0	V
	VI1	Except ports 4, 5			-0.3 to V <sub>DD</sub> +0.3	V
Input voltage	V <sub>I2</sub>	5	On-c	hip pull-up resistor	-0.3 to V <sub>DD</sub> +0.3	V
Input voltage Output voltage Output current, high	V12	Ports 4, 5	Oper	n-drain	-0.3 to +11	V
Output voltage	Vo				-0.3 to V <sub>DD</sub> +0.3	V
Output current, high	Іон	Per pin			-15	mA
		All output pins			-30	mA
		Per pin —		Peak value	30	mA
				Effective value	15	mA
Output current, low		Tatal of south 0, 0	2 5	Peak value	100	mA
	lo∟*	Total of ports 0, 2,	, 3, 5	Effective value	60	mA
		Total of ports 4 G	7	Peak value	100	mA
		Total of ports 4, 6	Total of ports 4, 6, 7 Effective value		60	mA
Operating temperature	Topt				-40 to +85	°C
Storage temperature	Tstg				-65 to +150	°C

- \* Calculate the effective value with the formula [Effective value] = [Peak value]  $\times \sqrt{duty}$ .
- Caution: If even one parameter exceeds the absolute maximum rating, even momentarily, the quality of the product may be impaired. The absolute maximum rating is a rated threshold value at which the product can be physically damaged. Be sure to use the product within the absolute maximum ratings.

#### CAPACITANCE (Ta = 25 °C, V<sub>DD</sub> = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN				15	pF
Output capacitance	Соит	f = 1 MHz			15	pF
Input /output capacitance	Сю	Unmeasured pin returned to 0 V			15	pF

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
		Oscillator frequency (fxx) *1		1.0		5.0* <b>3</b>	MHz
Ceramic resonator		Oscillation stabilization time <b>*2</b>	After V <sub>DD</sub> reaches the minimum value in the oscillation voltage range			4	ms
		Oscillator frequency (fxx) *1		1.0	4.19	5.0* <b>3</b>	MHz
Crystal resonator		Oscillation stabilization time <b>*2</b>	V <sub>DD</sub> = 4.5 to 6.0 V			10	ms
						30	ms
_	X1 X2	X1 input frequency (fx) *1		1.0		5.0* <b>3</b>	MHz
External clock	μPD74HCU04	X1 input high and low level widths (tхн, tх∟)		100		500	ns

#### MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (Ta = -40 to +85 °C, VDD = 2.0 to 6.0 V)

- \* 1. For the oscillator frequency and the X1 input frequency, only the characteristics of the oscillation circuit are shown. For the instruction execution time, refer to the AC characteristics.
  - 2. Time required for oscillation to become stabilized after VDD application or STOP mode release.
  - 3. When the oscillator frequency is 4.19 MHz <  $f_{xx} \le 5.0$  MHz, do not select PPC = 0011 as instruction execution time. If PCC = 0011 is selected, 1 machine cycle becomes less than 0.95  $\mu$ s, with the result that specified MIN. value 0.95  $\mu$ s cannot be observed.

#### SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (Ta = -40 to +85 °C, VDD = 2.0 to 6.0 V)

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
	XT1 XT2	Oscillator frequency (f <sub>XT</sub> )		32	32.768	35	kHz
Crystal resonator		Oscillation stabilization time*	V <sub>DD</sub> = 4.5 to 6.0 V		1.0	2	s
						10	s
External	X1 X2	XT1 input frequency (fx <sub>T</sub> )		32		100	kHz
External clock		XT1 input high and low level widths (txTH, txTL)		5		15	μs

\* Time required for oscillation to become stabilized after  $V_{\text{DD}}$  application.

- Caution: When the main system clock oscillator or subsystem clock oscillator is used, the shaded area in the figures should be wired as follows to prevent influence from the wiring capacitance, etc.
  - Wiring should be as short as possible.
  - Do not cross signal lines.
  - Do not place the circuit close to a line in which varying high current flows.
  - The connecting point of oscillator capacitor should always be the same potential as  $V_{DD}$ . Do not connect it to the power supply pattern in which high current flows.
  - Do not fetch a signal from the oscillator.

When the subsystem clock is used, special care is needed for the wiring. The subsystem clock oscillator is designed to be low-amplification circuit for low current consumption, thus mulfunction due to noise occurs more often than with the main system clock oscillator.

#### **RECOMMENDED OSCILLATOR CONSTANTS**

#### MAIN SYSTEM CLOCK: CERAMIC RESONATOR (Ta = -40 to +85 °C)

	Product Name		Recom	mended co	nstants	Oscillator voltage range (V)		
Manufacture		Frequency (MHz)	C1 (pF)	C2 (pF)	R (kΩ)	MIN.	MAX.	
MURATA	$CSB \times \times \times \times J$	1.000 to 1.250			5.6		6.0	
	CSA×.×××MK040	1.251 to 1.799	100	100		2.0		
	CSA ×. × × MG040	1.800 to 2.440						
	$CST \times \times \times MG040$		Internal	Internal				
	$CSA \times \times MG$		30	30				
	$CST \times \times MGW$	2.450 to 5.000	Internal	Internal				

#### MAIN SYSTEM CLOCK: CERAMIC RESONATOR (Ta = -40 to +85 °C)

Manufacture	Product Name		Recommen	ded constants	Oscillator vol	tage range (V)
Manufacture		Frequency (MHz)	C1 (pF)	C2 (pF)	MIN.	MAX.
KYOCERA	KBR-1000Y	1.00				
	KBR-1000F	1.00	- 100	100		
	KBR-2.0MS	2.00				
	PBRC 2.00A	2.00				6.0
	KBR-4.0MSA		33	33	2.0	
	PBRC 4.00A	4.00				
	KBR-4.0MKS	4.00		la ta ma a l		
	KBR-4.0MWS		Internal	Internal		
	KBR-5.0MSA		33	33		
	PBRC 5.00A	6.00		33		
	KBR-5.0MKS	0.00	Internal	Internal		
	KBR-5.0MWS		memai	memai		

#### MAIN SYSTEM CLOCK: CERAMIC RESONATOR (Ta = -40 to +85 °C)

Manufacture	Product Name		Recommen	Recommended constants		tage range (V)
Wanutacture	Product Name	Frequency (MHz)	C1 (pF)	C2 (pF)	MIN.	MAX.
токои	CRHF 2.50	2.5				
	CRHF 3.00	3.0		20	2.0	<u> </u>
	CRHF 4.00	4.0	30	30	2.0	6.0
	CRHF 5.00	5.0				

#### SUBSYSTEM CLOCK: CRYSTAL RESONATOR (Ta = -15 to +60 °C)

Manufacture Product Name	Product Namo	Frequency (MHz)	Recom	mended co	nstants	Oscillator voltage range (V)		
Manufacture	ufacture Product Name		C3 (pF)	C4 (pF)	R (kΩ)	MIN.	MAX.	
KYOCERA	KF-38G	32.768	18	33	220	2.0	6.0	

Caution: Make the fine-adjustment of crystal resonator frequency with external capacitor C1 or C3.

## DC CHARACTERISTICS (Ta = -40 to +85 °C, $V_{DD}$ = 2.7 to 6.0 V) (1/2)

PARAMETER	SYMBOL	TEST CO	NDITIONS	MIN.	TYP.	MAX.	UNIT
	VIH1	Ports 0, 1, 6, 7, RESET 0.8		0.7 Vdd		Vdd	V
Input voltage,	VIH2	Ports 0, 1, 6, 7, RES	ET	0.8 Vdd		Vdd	V
high	Mus		hip pull-up resistor	0.7 Vdd		Vdd	V
	Vінз	Ports 4 and 5 Oper	-drain	0.7 Vdd		10	V
	VIH4	X1, X2, XT1		Vdd -0.5		Vdd	V
	VIL1	Ports 2, 3, 4 and 5		0		0.3 VDD	V
Input voltage, low	VIL2	Ports 0, 1, 6, 7, RES	ET	0		0.2 Vdd	V
	VIL3	X1, X2, XT1	I, X2, XT1       0         orts       2, 3, 6, 7, AS $V_{DD} = 4.5 \text{ to}$ $V_{DD} -1.0$ $P_{O}$ to BP7 $I_{OH} = -1mA$ $V_{DD} -0.5$ $P_{O}$ to BP7 $V_{DD} = 4.5 \text{ to}$ $V_{DD} -2.0$ $I_{OH} = -100 \ \mu A$ $V_{DD} -2.0$ $I_{OH} = -30 \ \mu A$ $I_{OH} = -30 \ \mu A$ $V_{DD} -1.0$ Ports 3, 4, 5 $V_{DD} = 4.5 \text{ to}$			0.4	V
	Vон1	Ports 0, 2, 3, 6, 7, BIAS	6.0 V	Vdd -1.0			V
Output voltage,			Іон = –100 <i>µ</i> А	Vdd -0.5			V
high –	V0H2	BP0 to BP7 (with 2 Іон outputs)	6.0 V	Vdd -2.0			V
			Іон = -30 <i>µ</i> А	Vdd -1.0			V
Output voltage, low		Ports			0.5	2.0	v
	V <sub>OL1</sub> 0, 2, and		V <sub>DD</sub> = 4.5 to 6.0 V I <sub>OL</sub> = 1.6 mA			0.4	V
			Ιοι = 400 μΑ			0.5	V
		SB0, 1	Open-drain pull-up resistor ≥ 1 kΩ			0.2 Vdd	V
	Vol2	BP0 to BP7 (with 2 lo∟ outputs)	$V_{DD} = 4.5 \text{ to}$ 6.0 V IOL = 100 $\mu$ A			1.0	V
			Ιοι = 50 μΑ			1.0	V
	Ілні		Other than below			3	μA
nput voltage, nigh	Ilih2	VIN = VDD	X1, X2, XT1			20	μA
	Ілнз	V <sub>IN</sub> = 10 V	V <sub>IN</sub> = 10 V Ports 4 and 5 (when open -drain)			20	μA
Input leakage	ILIL1		Other than below			-3	μA
current, low	ILIL2	$\nabla IN = U V$	X1, X2, XT1			-20	μA

## DC CHARACTERISTICS (Ta = -40 to +85 °C, $V_{DD}$ = 2.7 to 6.0 V) (2/2)

PARAMETER	SYMBOL	TEST CONI	DITIONS		MIN.	TYP.	MAX.	UNIT
	Ісон1	Delow				3	μΑ	
Output leakage current, high	Iloh2	Vout = 10 V	Ports 4 (when drain)				20	μΑ
Output leakage current, low	Ιίοι	Vout = 0 V					-3	μΑ
	RL1	Ports 0, 1, 2, 3, 6 and 7 (Except P00)	V <sub>DD</sub> = 5 ±10%	.0 V	15	40	80	kΩ
On-chip pull-up				8.0 V	30		200	kΩ
resistor	2	Ports 4, 5	V <sub>DD</sub> = 5 ±10%	5.0 V	15	40	70	kΩ
	RL2	Vout = Vdd -2.0 V	V <sub>DD</sub> = 3.0 V ±10%		15	40	70	kΩ
LCD drive voltage	VLCD				2.0		Vdd	V
LCD split resistor	RLCD				60	100	150	kΩ
LCD output voltage deviation*1 (common)	Vodc	lo = ±5 μA	$V_{LCD0} = V_{LCD}$ $V_{LCD1} =$ $V_{LCD} \times 2/3$ $V_{LCD2} = V_{LCD}$ $\times 1/3$ $2.7 V \le V_{LCD}$ $\le V_{DD}$		0		±0.2	V
LCD output voltage deviation* <b>1</b> (segment)	Vods	$Io = \pm 1\mu A$			0		±0.2	V
	DD1		V <sub>DD</sub> = 5 ±10%*4			3.0	9	mA
	1001	4.19 MHz* <b>3</b> crystal oscillation C1=C2=	V <sub>DD</sub> = 3 ±10%*!			0.4	1.2	mA
	Idd2	22 pF	HALT	V <sub>DD</sub> = 5 V ±10%		1	3	mA
Supply current <b>*2</b>			mode	V <sub>DD</sub> = 3 V ±10%		300	900	μΑ
	Годз	32 kHz * <b>6</b>	V <sub>DD</sub> = 3 ±10%	3 V		20	60	μΑ
	IDD4	crystal oscillation	HALT mode	V <sub>DD</sub> = 3 V ±10%		7	21	μΑ
			Vdd = 5	5 V±10%		1	25	μΑ
	IDD5	XT1 = 0 V STOP mode Vi	VDD =			0.5	15	μΑ
			3 V ±10%	Tª = 25°C		0.5	5	μΑ

- \* 1. The voltage deviation is a difference between the segment and common output ideal value (V<sub>LCDn</sub>; n = 0, 1, 2) and output voltage.
  - 2. Current flowing in the internal pull-up resistor and LCD split resistor are not included.
  - **3**. Includes the case when the subsystem clock is oscillated.
  - 4. When the processor clock control register (PCC) is set to 0011 and operated in high-speed mode.
  - 5. When the PCC is set to 0000 and operated in low-speed mode.
  - 6. When operated by the subsystem clock with the system clock control register (SCC) set to 1001 and the main system clock oscillation stopped.


#### AC CHARACTERISTICS (Ta = -40 to +85 °C , $V_{DD}$ = 2.7 to 6.0 V)

PARAMETER	SYMBOL	TEST CO	TEST CONDITIONS			MAX.	UNIT
CPU clock cycle time		Operation with main	VDD = 4.5 to 6.0 V	0.95		64	μs
(minimum instruction	tcy	system clock		3.8		64	μs
execution time = one machine cycle)* <b>1</b>		Operation with subsystem clock		114	3.8     64     1       114     122     125     1       0     1     M       0     275     k       0.48     1     1	μs	
TI0 input frequency	fтı	VDD = 4.5 to 6.0 V		0		1	MHZ
no input nequency	111			0			kHz
TI0 input high- and low-	tтıн,	VDD = 4.5 to 6.0 V		0.48			μs
level widths	tτıL			1.8			μs
		INTO		*2			μs
Interrupt input high- and low-level widths		INT1, 2, 4		10			μs
	<b>t</b> intl	KR0–7		10			μs
RESET low-level width	trsl			10			μs

 \* 1. CPU clock (Φ) cycle time is determined by oscillation frequency of the connected resonator, system clock control register (SCC) and processor clock control register (PCC).

Characteristics for supply voltage  $V_{\text{DD}}$  vs. Cycle time  $t_{\text{CY}}$  in main system clock operation is shown below.

2. It becomes 2tcy or 128/fx by interrupt mode register (IM0) setting.



#### SERIAL TRANSFER OPERATION

#### PARAMETER SYMBOL **TEST CONDITIONS** MIN. TYP. MAX. UNIT $V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$ 1600 ns SCK cycle time **t**KCY1 3800 ns $V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$ tkcy1/2-50 **t**KL1 ns SCK high- and low-level widths **t**кн1 tkcy1/2-150 ns SI setup time (to $\overline{SCK}$ ) tsik1 150 ns SI hold time (from $\overline{SCK}$ ) **t**KSI1 400 ns $V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$ 250 ns SO output delay time $R_{L} = 1 \ k \ \Omega, \ C_{L} = 100 \ pF^{*}$ tkso1 from SCK↓ 1000 ns

#### 2-wire and 3-wire serial I/O mode (SCK...Internal clock output): (Ta = -40 to +85 °C , VDD = 2.7 to 6.0 V)

\*  $R_{L}$  and  $C_{L}$  are SO output line load resistance and load capacitance, respectively.

#### 2-wire and 3-wire serial I/O mode (SCK...External clock input): (Ta = -40 to +85 °C , VDD = 2.7 to 6.0 V)

PARAMETER	SYMBOL	TEST CON	DITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time				800			ns
SCK cycle time tkcy2				3200			ns
SCK high- and low-level	tĸ∟2	V <sub>DD</sub> = 4.5 to 6.0 V	V <sub>DD</sub> = 4.5 to 6.0 V				ns
widths	tкн2						ns
SI setup time (to SCK1)	tsik2			100			ns
SI hold time (from SCK <sup>↑</sup> )	tksi2			400			ns
SO output delay time	tkso2		$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$			300	ns
from SCK↓	11302	$R_{L} = 1 \text{ k } \Omega, C_{L} = 100 \text{ pF*}$				1000	ns

\*  $R_{L}$  and  $C_{L}$  are SO output line load resistance and load capacitance, respectively.

PARAMETER	SYMBOL	TEST CON	IDITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time	tксүз	V <sub>DD</sub> = 4.5 to 6.0 V		1600			ns
	LKCY3			3800			ns
SCK high- and low-level	tkl3	V <sub>DD</sub> = 4.5 to 6.0 V	tксүз/2-50			ns	
widths	tкнз			tксүз/ <b>2–150</b>			ns
SB0 and SB1 setup time (to SCK↑)	tsıкз			150			ns
SB0 and SB1 hold time (from $\overline{SCK}$ )	tหรเช			tксүз/2			ns
SB0 and SB1 output	tkso3		V <sub>DD</sub> = 4.5 to 6.0 V	0		250	ns
delay time from $\overline{SCK}\downarrow$	1803	R <sub>L</sub> = 1 k Ω, C <sub>L</sub> = 100 pF*		0		1000	ns
SB0, SB1↓ from SCK↑	tкsв			tксүз			ns
$\overline{SCK}\downarrow$ from SB0, SB1 $\downarrow$	tsвк			tксүз			ns
SB0 and SB1 low-level widths	tsb∟			tксүз			ns
SB0 and SB1 high-level widths	tsвн			tксүз			ns

#### SBI mode (SCK...Internal clock output (master)): (Ta = -40 to +85 °C , VDD = 2.7 to 6.0 V)

\* RL and CL are SB0, SB1 output line load resistance and load capacitance, respectively.

## SBI mode ( $\overline{SCK}$ ...External clock input (slave)): (Ta = -40 to +85 °C , $\overline{V_{DD}}$ = 2.7 to 6.0 V)

PARAMETER	SYMBOL	TEST CON	TEST CONDITIONS				UNIT
SCK cycle time	tĸcy4	V <sub>DD</sub> = 4.5 to 6.0 V		800			ns
	LKCY4						ns
SCK high- and low-level	tkl4	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$	V <sub>DD</sub> = 4.5 to 6.0 V				ns
widths	tкн4			1600			ns
SB0 and SB1 setup time (to $\overline{SCK}$ )	tsik4			100			ns
SB0 and SB1 hold time (from $\overline{\text{SCK}}\uparrow)$	tksi4			tксү4/2			ns
SB0 and SB1 output	tkso4	R∟ = 1 k Ω, C∟ = 100 pF*	V <sub>DD</sub> = 4.5 to 6.0 V	0		300	ns
delay time from SCK↓	<b>t</b> K504	$R_L = 1 K \Omega_2, C_L = 100 \ \text{pr}^{-1}$		0		1000	ns
SB0, SB1↓ from SCK↑	tкsв		1	tксү4			ns
$\overline{SCK}\downarrow$ from SB0, SB1 $\downarrow$	tsвк			<b>t</b> ксү4			ns
SB0 and SB1 low-level widths	<b>t</b> sbl			tксү4			ns
SB0 and SB1 high-level widths	tsвн			tксү4			ns

\*  $R_{L}$  and  $C_{L}$  are SB0, SB1 output line load resistance and load capacitance, respectively.

## DC CHARACTERISTICS (Ta = -40 to +85 °C, $V_{DD}$ = 2.0 to 6.0 V) (1/2)

PARAMETER	SYMBOL	TEST CO	NDITIONS	MIN.	TYP.	MAX.	UNIT
	VIH1	Ports 2 and 3		0.8 Vdd		Vdd	V
Input voltage,	VIH2	Ports 0, 1, 6, 7, RES	T	0.8 Vdd		Vdd	V
high			nip pull-up resistor	0.8 Vdd		Vdd	V
	Vінз	Ports 4 and 5 Open	-drain	0.8 Vdd		10	V
	VIH4	X1, X2, XT1		Vdd -0.3		Vdd	V
	VIL1	Ports 2, 3, 4 and 5		0		0.2 Vdd	V
Input voltage, Iow	VIL2	Ports 0, 1, 6, 7, RES	ET	0		0.2 Vdd	V
-	VIL3	X1, X2, XT1		0		0.25	V
Output voltage,	Vон1	Ports 0, 2, 3, 6, 7, BIAS	Іон = –100 <i>µ</i> А	Vdd -0.5			v
nign	Vон2	BP0 to BP7 (with 2 Іон outputs)	Іон = −10 μА	Vdd - <b>0.4</b>			V
Output voltage, Iow	Vol 1	Ports 0, 2, 3, 4, 5, 6 and 7	Iol = 400 μA			0.5	V
		SB0, 1	$\begin{array}{l} Open-drain \\ pull-up \\ resistor \geq 1 \ k\Omega \end{array}$			0.2 VDD	V
	Vol2	BP0 to BP7 (with 2 lot outputs)	On-chip pull-up resistor0.8 VDDVDDOpen-drain0.8 VDD10VDD -0.3VDDd 500.2 VDDRESET00.2 VDDIOH = -100 µAVDD -0.50IOH = -10 µAVDD -0.50IOL = 400 µAVDD -0.40.5Open-drain pull-up resistor ≥ 1 kΩ0.2 VDD	0.4	v		
	Іцні		Other than below			3	μA
Input leakage	ILIH2	VIN = VDD	X1, X2, XT1			20	μA
	Іцнз	V <sub>IN</sub> = 10 V	(when open			20	μΑ
Input leakage	ILIL1		Other than below			-3	μA
current, low	ILIL2	VIN = 0 V	X1, X2, XT1			-20	μA
	Ігоні	Vout = Vdd	Other than below			3	μA
Output voltage, high Output voltage, low	Iloh2	Vout = 10 V	(when open			20	μA
	Ιιοι	Vout = 0 V				-3	μA

## DC CHARACTERISTICS (Ta = -40 to +85 °C, $V_{DD}$ = 2.0 to 6.0 V) (2/2)

PARAMETER	SYMBOL	TEST CON	DITIONS		MIN.	TYP.	MAX.	UNIT
On-chip pull-up	RL1	Ports 0, 1, 2, 3, 6 and 7 (except P00) V <sub>IN</sub> = 0 V	V <sub>DD</sub> = 2 ±10%	2.5 V	50		600	kΩ
resistor	RL2	Ports 4, 5 V <sub>OUT</sub> = V <sub>DD</sub> -1.0 V V <sub>DD</sub> = 2.5 V ±10%		15	40	70	kΩ	
LCD drive voltage	VLCD				2.0		Vdd	V
LCD split resistor	RLCD				60	100	150	kΩ
LCD output voltage deviation*1 (common)	Vodc	$lo = \pm 5 \ \mu A$	$V_{LCD0} = V_{LCD}$ $V_{LCD1} =$ $V_{LCD} \times 2/3$ $V_{LCD2} = V_{LCD}$ $\times 1/3$ $2.0 V \le V_{LCD}$ $\le VDD$		0		±0.2	v
LCD output voltage deviation* <b>1</b> (segment)	Vods	$Io = \pm 1\mu A$			0		±0.2	v
	IDD1		V <sub>DD</sub> = 3 ±10%*			0.4	1.2	mA
	ויססו	4.19 MHz* <b>3</b> crystal oscillation C1=C2=22 pF Low-speed mode	V <sub>DD</sub> = 2 ±10%*/			0.3	0.9	mA
_	ldd2		HALT	V <sub>DD</sub> = 3 V ±10%		300	900	μA
			mode	V <sub>DD</sub> = 2.5 V ±10%		200	600	μΑ
Supply current *2	Ірдз		V <sub>DD</sub> = 3 ±10%			20	60	μΑ
-		32 kHz <b>*5</b> crystal oscillation	V <sub>DD</sub> = 2 ±10%	2.5 V		15	45	μΑ
	IDD4	,	HALT	V <sub>DD</sub> = 3 V ±10%		7	21	μΑ
			mode	V <sub>DD</sub> = 2.5 V ±10%		4	12	μΑ
			VDD =			0.5	15	μA
		XT1 = 0 V	3 V ±10%	T₂ = 25°C		0.5	5	μA
	Idd5	STOP mode	VDD =			0.4	15	μΑ
			2.5 V ±10%	Tª = 25°C		0.4	5	μΑ

- \* 1. The voltage deviation is a difference between the segment and common output ideal value (V<sub>LCDn</sub>; n = 0, 1, 2) and output voltage.
  - 2. Current flowing in the on-chip pull-up resistor and LCD split resistor are not included.
  - **3**. Includes the case when the subsystem clock is oscillated.
  - 4. When the PCC is set to 0000 and operated in low-speed mode.
  - 5. When operated by the subsystem clock with the system clock control register (SCC) set to 1001 and the main system clock stopped.


#### AC CHARACTERISTICS (Ta = -40 to +85 °C , $V_{DD}$ = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST CO	TEST CONDITIONS				UNIT
			VDD = 2.7 to 6.0 V	3.8		64	μs
CPU clock cycle time		Operation with main	VDD = 2.0 to 6.0 V	5		64	μs
(minimum instruction execution time = one machine cycle)* <b>1</b>	tcy	system clock	$T_a = -4.0 \text{ to } +6.0 \text{ V}$ VDD = 2.2 to 6.0 V	3.4		64	μs
		Operation with subsystem clock		114	122	125	μs
TI0 input frequency	f⊓			0		275	kHz
TI0 input high- and low- level widths	tтн, tт⊾			1.8			μs
		INTO		*2			μs
Interrupt input high- and low-level widths	tinth,	INT1, 2, 4		10			μs
	<b>t</b> intl	KR0–7		10			μs
RESET low-level width	trsl			10			μs

\* 1. CPU clock (Φ) cycle time is determined by oscillation frequency of the connected resonator, system clock control register (SCC) and processor clock control register (PCC).

Characteristics for supply voltage  $V_{\text{DD}}$  vs. Cycle time  $t_{\text{CY}}$  in main system clock operation is shown below.

2. It becomes 2tcv or 128/fx by interrupt mode register (IM0) setting.



#### SERIAL TRANSFER OPERATION

### 2-wire and 3-wire serial I/O mode (SCK...Internal clock output): (Ta = -40 to +85 °C , VDD = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST CON	DITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time tkcy1		V <sub>DD</sub> = 4.5 to 6.0 V		1600			ns
							ns
SCK high- and low-level	tĸ∟1	V <sub>DD</sub> = 4.5 to 6.0 V	V <sub>DD</sub> = 4.5 to 6.0 V				ns
width	tкнı		ti				ns
SI setup time (to SCK↑)	tsik1			250			ns
SI hold time (from SCK↑)	tksi1			400			ns
SO output delay time	tkso1	$R_L = 1 k \Omega$ , $C_L = 100 pF^*$ V <sub>DD</sub> = 4.5 to 6.0 V				250	ns
from SCK↓	18501	πε – τ κ 32, σε – του ρι				1000	ns

\*  $R_{L}$  and  $C_{L}$  are SO output line load resistance and load capacitance, respectively.

#### 2-wire and 3-wire serial I/O mode (SCK...External clock input): (Ta = -40 to +85 °C , VDD = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST CONDITIONS			TYP.	MAX.	UNIT
SCK cycle time	tkcy2	V <sub>DD</sub> = 4.5 to 6.0 V		800			ns
	LKCY2			3200			ns
SCK high- and low-level	tkl2	V <sub>DD</sub> = 4.5 to 6.0 V		400			ns
widths	tкн2			1600			ns
SI setup time (to SCK1)	tsık2			100			ns
SI hold time (from $\overline{SCK}^{\uparrow}$ )	tksi2			400			ns
SO output delay time	tĸso2		V <sub>DD</sub> = 4.5 to 6.0 V			300	ns
from SCK↓	1KS02	R <sub>L</sub> = 1 k Ω, C <sub>L</sub> = 100 pF*				1000	ns

\*  $R_{L}$  and  $C_{L}$  are SO output line load resistance and load capacitance, respectively.

PARAMETER	SYMBOL	TEST CON	MIN.	TYP.	MAX.	UNIT	
SCK cycle time	tксүз	V <sub>DD</sub> = 4.5 to 6.0 V		1600			ns
	LKCY3			3800			ns
SCK high- and low-level	tĸl3	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$	tксүз/2–50			ns	
widths	tкнз		tксүз/2–150			ns	
SB0 and SB1 setup time (to $\overline{\text{SCK}}$ )	tsıкз			250			ns
SB0 and SB1 hold time (from $\overline{\text{SCK}}$ )	tksi3			tксүз/2			ns
SB0 and SB1 output	tkso3		$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$	0		250	ns
delay time from $\overline{SCK}\downarrow$	(1503	R <sub>L</sub> = 1 k Ω, C <sub>L</sub> = 100 pF*		0		1000	ns
SB0, SB1↓ from SCK↑	tкsв			tксүз			ns
$\overline{SCK}$ from SB0, SB1 $\downarrow$	tsвк			tксүз			ns
SB0 and SB1 low-level widths	<b>t</b> sbl			tксүз			ns
SB0 and SB1 high-level widths	tsвн			tксүз			ns

#### SBI mode (SCK...Internal clock output (master)): (Ta = -40 to +85 °C , VDD = 2.0 to 6.0 V)


\*  $R_L$  and  $C_L$  are SB0, SB1 output line load resistance and load capacitance, respectively.

#### SBI mode ( $\overline{SCK}$ ...External clock input (slave)): (Ta = -40 to +85 °C , $\overline{V_{DD}}$ = 2.0 to 6.0 V)


PARAMETER	SYMBOL	TEST CON	MIN.	TYP.	MAX.	UNIT	
SCK cycle time	tксү4	V <sub>DD</sub> = 4.5 to 6.0 V		800			ns
	LKCY4			3200			ns
SCK high- and low-level	tkl4	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$	V <sub>DD</sub> = 4.5 to 6.0 V				ns
widths	tкн4						ns
SB0 and SB1 setup time (to $\overline{\text{SCK}}$ $\uparrow$ )	tsık4			100			ns
SB0 and SB1 hold time (from $\overline{\text{SCK}}$ )	tksi4			tксү4/2			ns
SB0 and SB1 output	tkso4	R∟ = 1 k Ω, C∟ = 100 pF*	V <sub>DD</sub> = 4.5 to 6.0 V	0		300	ns
delay time from $\overline{SCK}\downarrow$	18304	$RL = 1 K \Omega_2, CL = 100 \text{ pr}^{-1}$		0		1000	ns
SB0, SB1↓ from SCK↑	tкsв			<b>t</b> ксү4			ns
SCK from SB0, SB1↓	tsвк			<b>t</b> ксү4			ns
SB0 and SB1 low-level widths	<b>t</b> sbl			tксү4			ns
SB0 and SB1 high-level widths	tsвн			tксү4			ns


\*  $R_{L}$  and  $C_{L}$  are SB0, SB1 output line load resistance and load capacitance, respectively.

#### AC Timing Test Points (except X1 and XT1 input)




#### **Clock Timing**






#### **TI0 Timing**




#### Serial Transfer Timing

#### 3-wire serial I/O mode:




#### 2-wire serial I/O mode:




#### Serial Transfer Timing


#### Bus release signal transfer:




#### Command signal transfer:



#### **Interrupt Input Timing**



## **RESET** Input Timing



## DATA RETENTION CHARACTERISTICS IN DATA MEMORY STOP MODE AND LOW SUPPLY VOLTAGE (Ta = -40 to +85 $^{\circ}$ C)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention supply voltage	Vdddr		2.0		6.0	V
Data retention supply current <b>*1</b>	Idddr	$V_{DDDR} = 2.0 V$		0.3	15	μA
Release signal set time	<b>t</b> srel		0			μs
Oscillation stabilization wait	<b>*.</b>	Release by RESET		<b>2</b> <sup>17</sup> /fx		ms
time * <b>2</b>	twait	Release by interrupt request		*3		ms

\* 1. Current to the on-chip pull-up resistor is not included.

- 2. Oscillation stabilization wait time is time to stop CPU operation to prevent unstable operation upon oscillation start.
- 3. According to the setting of the basic interval timer mode register (BTM) (see below).


втмз	BTM2	BTM1	BTM0	Wait Time (Values at fx = 4.19 MHz in parentheses)
_	0	0	0	2 <sup>20</sup> /fx (approx. 250 ms)
_	0	1	1	2 <sup>17</sup> /fx (approx. 31.3 ms)
_	1	0	1	2 <sup>15</sup> /fx (approx. 7.82 ms)
_	1	1	1	2 <sup>13</sup> /fx (approx. 1.95 ms)


#### Data Retention Timing (STOP Mode Release by RESET)




#### 


#### Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)









IoL vs VoL (Port 0, 2, 6, and 7)





#### **13. PACKAGE DRAWINGS**

#### 80 PIN PLASTIC OFP (□14)




#### NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

		S80GC-65-3B9-3
ITEM	MILLIMETERS	INCHES
А	17.2±0.4	0.677±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.2±0.4	0.677±0.016
F	0.8	0.031
G	0.8	0.031
Н	0.30±0.10	0.012+0.004
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
К	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031+0.009
Μ	$0.15\substack{+0.10 \\ -0.05}$	0.006+0.004 -0.003
Ν	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

## 80 PIN PLASTIC TQFP (FINE PITCH) ( 12)





Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	14.0±0.2	$0.551^{+0.009}_{-0.008}$
В	12.0±0.2	$0.472^{+0.009}_{-0.008}$
С	12.0±0.2	$0.472^{+0.009}_{-0.008}$
D	14.0±0.2	$0.551^{+0.009}_{-0.008}$
F	1.25	0.049
G	1.25	0.049
н	$0.22^{+0.05}_{-0.04}$	0.009±0.002
I	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
К	1.0±0.2	$0.039^{+0.009}_{-0.008}$
L	0.5±0.2	$0.020^{+0.008}_{-0.009}$
М	$0.145^{+0.055}_{-0.045}$	0.006±0.002
N	0.10	0.004
Р	1.05	0.041
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.27 MAX.	0.050 MAX.
		P80GK-50-BE9-4

#### **14. RECOMMENDED SOLDERING CONDITIONS**

The product should be soldered and mounted under the conditions recommended in the table below.

For the details of recommended soldering conditions, refer to the information document "Semiconductor Device Mounting Technology Manual" (IEI-1207).

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

## Table 14-1 Surface Mounting Type Soldering Conditions $\mu$ PD75312BGC-xxx-3B9 : 80-pin plastic QFP (14 x 14 mm)

μPD75316BGC-×××-3B9 : 80-pin plastic QFP (14 x 14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	<ul> <li>Package peak temperature: 235 °C, Time: Within 30 s (at 210 °C or higher), Count: Twice or less</li> <li><attention> <ol> <li>Perform the second reflow when the device temperature has come down to the room temperature from the heating by the first reflow.</li> <li>Do not wash flux away with water after the first reflow.</li> </ol> </attention></li> </ul>	IR35-00-2
VPS	<ul> <li>Package peak temperature: 215 °C, Time: Within 40 s (at 200 °C or higher), Count: Twice or less</li> <li><attention> <ul> <li>(1) Perform the second reflow when the device temperature has come down to the room temperature from the heating by the first reflow.</li> <li>(2) Do not wash flux away with water after the first reflow.</li> </ul> </attention></li> </ul>	VP15-00-2
Wave soldering	Soldering tank temperature: 260 °C or less, Time: Within 10 s, Count: Once, Preheating temperature: 120 °C MAX. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C or less, Time: Within 3 s (per side of device)	

Caution: Do not use several soldering methods in combination (except partial heating).

# $\mu$ PD75312BGK-xxx-3B9 : 80-pin plastic QFP (12 x 12 mm) $\mu$ PD75316BGK-xxx-3B9 : 80-pin plastic QFP (12 x 12 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	<ul> <li>Package peak temperature: 235 °C, Time: Within 30 s (at 210 °C or higher), Count:</li> <li>Twice or less, Exposure limit : Seven* days (after seven days, prebake at 125 °C is required for 10 hours)</li> <li><attention></attention></li> <li>(1) Perform the second reflow when the device temperature has come down to</li> </ul>	IR35-107-2
	<ul><li>the room temperature from the heating by the first reflow.</li><li>(2) Do not wash flux away with water after the first reflow.</li></ul>	
VPS	Package peak temperature: 215 °C, Time: Within 40 s (at 200 °C or higher), Count: Twice or less, Exposure limit : Seven*days (after seven days, prebake at 125 °C is required for 10 hours) <attention></attention>	VP15-107-2
	<ol> <li>Perform the second reflow at the time the device temperature has come down to the room temperature from the heating by the first reflow.</li> <li>Do not wash flux away with water after the first reflow.</li> </ol>	
Partial heating	Pin temperature: 300 °C or less, Time: Within 3 s (per side of device)	

\* For the storage period after dry-pack decapsulation, storage conditions are max. 25 °C, 65 % RH.

Caution: Do not use several soldering methods in combination (except partial heating).

## APPENDIX A. DIFFERENCES AMONG $\mu$ PD75308B SERIES PRODUCTS

ltem	μPD	75304	1B/75306B/75308B	μPD75312B	μPD75316B	$\mu$ PD75P316B	μPD75P316A		
Supply voltage range			2.0 to 6.0 V						
ROM configuration				Mask RO	М		EPROM/one-time PROM		
Program	n memory (bytes)		409	6/6016/8064	12160		16256		
Data m	emory (× 4 bits)			512		I	1024		
Instruct	ion cycle			l.91 μs, 15.3 μs (ma ubsystem clock:@			9 MHz)		
	CMOS input		8	Pull-up resistor ca	an he incor	norated by	software: 23		
Input/	CMOS input/output	40	16				sontware. 25		
output port	CMOS output		8	Used with segme	nt pin				
	N-ch open-drain input/output		8	10-V withstand vo can be incorpora			10-V withstand volt without pull-up res		
	ntroller/driver		<ul> <li>Common output: Static – 1/4 duty selected</li> <li>Segment output: Max. 32</li> </ul>						
200 001		LCD drive split resistor can be incorporated by mask option.			No LCD drive split resistor				
LCD dri	ve voltage	2.0 V to VDD							
Timer/c	ounter	<ul> <li>8-bit timer/event counter</li> <li>8-bit basic interval timer</li> <li>Watch timer</li> </ul>							
Serial i	nterface	<ul> <li>NEC standard serial bus interface (SBI)</li> <li>Clocked serial interface</li> </ul>							
Vectore	d interrupts	• External: 3 • Internal: 3							
Test inp	put	• External: 1 • Internal: 1							
Clock o	utput (PCL)	$\Phi$ , 524 kHz, 262 kHz, 65.5 kHz (main system clock:@ 4.19 MHz)							
Buzzer output (BUZ)		2 k⊦	lz (m	ain system clock:@	4.19 MHz,	or subsyst	em clock:@ 32.768 KH	lz)	
Package		(14 80-r (14 80-r	x 20 r pin pla x 14 r pin pla	astic QFP	80-pin pla (14 x 14 r 80-pin pla (Fine pitc (12 x 12 r	nm) astic TQFP h)	80-pin plastic QFP (14 x 14 mm) 80-pin plastic TQFP (Fine pitch) (12 x 12 mm) 80-pin ceramic WQFN*	80-pin plastic QFF (14 x 20 mm) 80-pin ceramic WQFN	
On-chip PROM product			oackag GK pao	e : μPD75P316A ckage : μPD75P316B	μPD75	P316B			

\* Under development

#### APPENDIX B. DEVELOPMENT TOOLS

The following development tools are available for system development using the  $\mu$ PD75312B, 75316B.

	IE-75000-R* <b>1</b> IE-75001-R		75X series in-circuit emulator	
-	IE-75000-R-EM*2		Emulation board for the IE-75000-R and the IE-75001-R	
	EP-75308BGC-R		Emulation probe for the $\mu$ PD75312BGC and the 75316BGC.	
e		EV-9200GC-80	80-pin conversion socket EV-9200GC-80 is also provided.	
Hardware	EP-75308BGK-R		Emulation probe for the $\mu$ PD75312BGK and the 75316BGK.	
Hard		EV-9200GK-80	80-pin conversion socket EV-9200GK-80 is also provided.	
	PG-1500		PROM programmer	
	PA-75P316BGC		PROM programmer adapter for the $\mu$ PD75P316BGC, connect to PG-1500.	
	PA-75P316BGK		PROM programmer adapter for the $\mu$ PD75P316BGK, connect to PG-1500.	
are	IE control program		Host machine	
Software	PG-1500 controler		PC-9800 series (MS-DOS™ Ver.3.30 to Ver.5.00A* <b>3</b> )	
So	RA75X relocatable assen	nbler	IBM PC/AT™ (See " <b>OS for IBM PC</b> ")	

- \* 1. Maintenance products
  - 2. Not incorporated in IE-75001-R.
  - **3.** The task-swap function is provided with the Ver.5.00/5.00A and cannot be used with this software.

#### OS for IBM PC

The following OSs are supported for IBM PC

os	Version
PC DOS™	Ver.5.0.2 to Ver.6.1 J6.03/V
MS-DOS	Ver.3.30 to Ver.5.00A 5.0/V, J6.2/V
IBM DOS™	J5.02/V

Caution: Ver.5.0 or higher contains a task swap function; however, this function cannot be used by this software.

#### APPENDIX C. RELATED DOCUMENTATION

#### List of Device-Related Documents

Document Name	Document No.
User's Manual	IEM-1263
Application Note	IEM-1239
Application Note	IEM-1245
75X Series Selection Guide	IF-1027

#### List of Development Tool-Related Documents

Document Name			Document No.
	IE-75000-R/IE-75001-R User's Manual		EEU-1416
are	IE-75000-R-EM User's Manual		EEU-1294
Hardwa	EP-75308BGC-R User's Manual		EEU-1406
Har	EP-75308BGK-R User's Manual		EEU-1408
	PG-1500 User's Manual		EEU-1335
Software	RA75X Assembler Package	Operation	EEU-1346
	User's Manual	Language	EEU-1363
So	PG-1500 Controller User's Manual		EEU-1291

#### Others

Document Name	Document No.
Package Manual	IEI-1213
Semiconductor Device Mounting Technology Manual	IEI-1207
Quality Grade on NEC Semiconductor Device	IEI-1209
NEC Semiconductor Device Reliability and Quality Control	_
Electrostatic Discharge (ESD) Test	_
Semiconductor Device Quality Guarantee Guide	MEI-1202
Micro Computer-Related Products Guide Other Manufacture Volume	_

**Remark** The related documents listed above may change without prior notice. The most up-to-date documents should be used for design work.

## NOTES FOR CMOS DEVICES

## **① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### **② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function. The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard : Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special : Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

MS-DOS is a trademark of MicroSoft Corporation. IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.